Single-electron charging effects are observed at room temperature in single Si nanochains. The nanochains, grown by thermal evaporation of SiO solid sources, consist of a series of Si nanocrystals ϳ10 nm in diameter, separated by SiO 2 regions. Multiple step Coulomb staircase current-voltage characteristics are observed at 300 K in devices using single, selected, nanochains. The characteristics are investigated using a model where the nanochain forms a multiple tunnel junction. The single-electron charging energy for a nanocrystal within the multiple-tunnel junction is E C = e 2 / 2C eff ϳ 0.32 eV, ϳ12k B T at 300 K.
building blocks to assemble nano-devices in a "bottom-up" approach, removing the need for high-resolution lithography. 3 SiNWs ϳ10 nm or less in diameter and ϳ1 m in length and Si nanochains consisting of a series of ϳ10 nm diameter Si nanocrystals ͑SiNCs͒ separated by narrow SiO 2 regions, may be prepared by chemical vapour deposition 4 or by thermal evaporation of solid sources. 2 At present, most research work has investigated single crystal SiNWs, aiming at realizing nanoscale field-effect transistors and devices for circuit application. 3, 5, 6 In contrast, there is comparatively little work on the electrical properties of Si nanochains. The morphology of Si nanochains suggests that they may form a one-dimensional array of nanoscale islands ͑the SiNCs͒ isolated by tunnel barriers ͑the SiO x regions͒, raising the possibility of single-electron and quantum confinement effects 7 in the SiNCs. Single-electron effects require that the island charging energy for one electron, E C = e 2 / 2C ӷ k B T, where C is the island capacitance and the measurement temperature is T. The ϳ10 nm scale of the SiNC islands in Si nanochains suggests that C may be ϳ1 aF or less and T may be raised to room temperature, raising the possibility of the bottom-up fabrication of room-temperature single-electron devices.
Single-electron transistors ͑SETs͒ operating at RT have been fabricated using a "top-down" nanolithographic approach, with islands ϳ10 nm or less in size. [8] [9] [10] [11] Other RT SETs have used a combination of nanolithography and nanoscale material structure, e.g., a nanotextured thin film 12 or a nanocrystalline Si thin film, 13 to define the islands. SETs have been fabricated in single crystal SiNWs formed by a chemical vapor deposition reaction, 5 however, the maximum operating temperature was less than ϳ30 K. In these devices, the tunnel barriers were defined by the contacts to the SiNW. The ϳ100-400 nm SiNW section between the contacts, lithographically defined by the contacts, behaved as a single quantum dot with capacitance C ϳ 10 aF, too large for RT single-electron charging. In measurements of large bundles of SiNWs and nanochains, 14 a "Coulomb staircase" 7 current-voltage ͑I-V͒ characteristic was observed at RT attributed to single-electron effects in SiNCs within the bundle. However, the large number of SiNWs and nanochains in the bundle complicates detailed analysis of the results.
In this paper, we characterize a single Si nanochain device and report the observation of strong single-electron effects at RT. Our nanochains, prepared by thermal evaporation of SiO, consist of SiNCs ϳ10 nm in diameter, separated by narrow SiO 2 regions. Ti/ Al contacts are fabricated to selected nanochains to create single nanochain devices. Each nanochain "naturally" defines a multiple-tunnel junction 7, 11, 15, 16 The Si nanochains were synthesised by thermal evaporation of a SiO powder solid source ͑99.99% purity͒ at 1400°C in a quartz tube furnace. 17 Ar gas carried the vapour through the tube. Undoped SiNWs were synthesized in a cooler part of the furnace at 900-950°C. Depending on the growth conditions, 50%-90% of the SiNWs formed nanochains, with SiNCs separated by SiO 2 "necks." Figure  1͑a͒ shows a transmission electron micrograph of nanochains grown at an ambient pressure of 800 mbars, dispersed on a copper grid from isopropyl alcohol ͑IPA͒ solution. In different nanochains, the SiNC diameter varies from Ͻ10 to ϳ 30 nm and the separation varies from ϳ15 to 40 nm. The SiNC marked "A" has a diameter of Ϸ12 nm. A thin SiO 2 layer, ϳ1 -3 nm thick, exists on the SiNC outer surface. The width of the necks varies from approximately the diameter of the SiNCs to well below this value. The number of SiNC in a given nanochain depends on the length of the SiO 2 necks between the SiNCs. It is possible to control this length by controlling the ambient pressure in the furnace tube during growth. 2, 17 In investigations of the nanochain formation process, 17 we find that as the ambient pressure is increased from 400 to 800 mbars, SiNW and nanochains of different morphologies are deposited. At 400 mbars, in different nanochains, the length of the SiO 2 necks can vary from ϳ20 nm to several hundred nanometres.
In contrast, at 800 mbars, the majority of the deposited material consists of uniform SiNWs and the percentage of nanochains in the material is small. In these nanochains, the SiO 2 necks are only a few nanometers in length. At intermediate pressures, intermediate values of SiO 2 neck length predominate. If the neck lengths are ϳ20 nm or greater; they form highly resistive tunnel barriers and the nanochains tend not to conduct. In contrast, neck lengths of ϳ10 nm or less lead to conducting nanochains, suitable for single-electron applications. In a particular device, the number of SiNCs ͑and the corresponding MTJ length͒ between the source and drain contacts may be controlled by selecting a nanochain with a suitable neck length and then by choosing a suitable source-drain contact separation.
The Si nanochain devices were fabricated by defining Ti/ Al contacts to selected single nanochains, using electronbeam ͑e-beam͒ lithography in polymethyl methacrylate resist. Figure 1͑b͒ shows a schematic of the device. The devices were defined on silicon-on-insulator ͑SOI͒ material with an ϳ50 nm thick SiO 2 capping layer, grown thermally on the top-Si layer of the SOI material. The top-Si layer, 300 nm thick and doped n type to a concentration of 1 ϫ 10 19 / cm 3 , formed a conducting back plane for the device, with the potential to form a back gate. Initially, an array of Cr/ Au alignment marks was fabricated by e-beam lithography on the SiO 2 capping layer. Next, hexamethyldisilizane vapor treatment of the surface was used as an adhesion promoter for the nanochains. Nanochain material from the furnace, dissolved in IPA ͑0.1 mg/ 3 ml IPA͒ using ultrasonic tip agitation, was then spun onto the sample at 5000 rpm. Figure 1͑c͒ shows a scanning electron micrograph ͑SEM͒ of a slightly thicker ϳ20 nm wide nanochain where the mean separation between nanocrystal centres is ϳ28 nm and the standard deviation is ϳ4.5 nm, a variation of Ϯ16%. Individual nanochains were then selected with reference to the alignment marks, by scanning electron microscope inspection. Finally, 20 nm Ti/ 75 nm Al contacts were evaporated on to the nanochain, after wet etching of the SiO 2 layer around the nanochain in the contact regions. Ti/ Al contacts can form better contacts to silicon nanowires. 3 Furthermore, as our nanochains are undoped and high resistance tunnel barriers exist within the nanochains at the SiO 2 necks, the total resistance of the device is likely to be dominated by the nanochain rather than the contacts. Following device fabrication, the I-V characteristics of the devices were measured in vacuum, at ϳ10 −6 mbar. Figure 1͑d͒ shows a scanning electron micrograph of a device with a source-drain separation of ϳ300 nm. The micrograph was obtained after electrical measurement of this device. Figure 2͑a͒ shows the drain current I D , the source current I S , and the back-plane current I B versus the drain-source voltage V DS , in a nanochain device ͑device A͒ at 300 K. The back-plane voltage V B = 0 V. The source-drain separation in this case was ϳ180 nm, the nanochain width was ϳ20 nm, and there were seven SiNCs along the nanochain. The current I D increases in a stepwise manner with V DS ͑steps marked with arrows͒, forming a Coulomb staircase. Figure 2͑b͒ shows I D plotted on a log scale. Three current steps ͑arrowed͒ can be identified in the characteristics, at approximately 0.45, 1.5, and 3 V. A faint, fourth step may exist at ϳ4 V ͓clearer in Fig. 2͑a͔͒ . The current below the first step is within the noise level. The threshold voltage for current flow, V T Ϸ 0.45 V, corresponds to the edge of the "Coulomb blockade" region. 7 Using the back plane as a gate, it was difficult to measure complete I D versus V DS and V B characteristics, as I D was not sufficiently stable when V B was varied. We investigate the Coulomb staircase characteristics in our devices qualitatively, using single-electron Monte Carlo simulations. 18 We use N junction MTJ circuit to model the nanochains in our devices ͓Fig. 3͑a͔͒, assuming equal junction capacitances C and island stray capacitances C 0 for simplicity. In our devices, C 0 corresponds mainly to the SiNC to back-plane capacitance. Our observation of a Coulomb staircase suggests a strong asymmetry in the junctions along the MTJ and we include the effect of this by means of a random variation in the tunnel junction resistances R n . Such a variation may be caused by our observed variation in SiNC separation. We note that there is also likely to be an associated variation in C, although we neglect this in our analysis for simplicity. The variation in C would further increase the MTJ asymmetry, further improving the Coulomb staircase. It is, however, likely that R n varies more with the SiNC separation, due to the greater sensitivity of the tunnel current to changes in the tunnel barrier width. Figure 3͑b͒ shows the simulation results for device B ͑solid line͒, compared to the experimental data ͑open circles͒, with I D on a log scale. The inset shows the same data on a linear scale. In this device, the number of junctions N = 13 is determined by the number of nanocrystals in the device observed in SEM images. The values of C and C 0 are 0.12 and 0.1 aF, respectively, determined by matching the experimental values of V T Ϸ 0.35 V, and the step positions, V DS = 1.9 and 3.6 V. This gives C = 0.12 aF and C 0 = 0.1 aF. R n varies randomly within 50% of a mean tunnel resistance of R av = 8.2 G⍀ ͑maximum value: 10 G⍀, minimum value: 4.5 G⍀͒, in order to reproduce the Coulomb staircase steps. Figure 3͑c͒ shows the simulation results for device A, obtained using a similar process. Here, N =8 ͑determined from an SEM image of the device͒, C = 0.12 aF, and C 0 = 0.12 aF ͑very similar to Device B͒, R av =6 G⍀, and the random variation in R n was within 60% of R av ͑maximum value: 9.4 G⍀, minimum value: 2.8 G⍀͒. While this simulation reproduces the step positions in the data, it does not reproduce the nonlinear increase in current along the staircase, predicting a sharper increase in the current at the first step. Our simple simulation model does not include the possibility of a reduction in the tunnel resistances with V DS or a Schottky barrierlike potential in series with the MTJ. 19 In both cases, a higher resistance would occur at low bias, reducing at higher bias. This would lead to the increasing current observed in the data.
We can compare C and C 0 to our SiNC size. The total capacitance connected to a SiNC in device B is C T =2C + C 0 ϳ 0.34 aF. We can compare this to the self-capacitance C S = ͕4 r 0 ab / ͓b + a͑ r −1͔͖͒ of a sphere of radius a, surrounded by a shell of outer radius b and dielectric constant r . For a SiO 2 shell ͑ r = 3.9͒ with b = 5 nm, C S = C T = 0.34 aF can be used to obtain the radius of the conducting core of the SiNC, a = 3 nm, and a shell thickness b-a = 2 nm. This is very similar to the SiNCs in the nanochains in Fig. 1͑a͒ . However, as the self-capacitance of the SiNC may be somewhat smaller than 0.34 aF, this implies that a may be less than 3 nm. Our MTJ simulations require significant stray capacitance C 0 to reproduce both the low observed values of V T and the wide step widths in the Coulomb staircase. Figure 4 models the effect of increasing C 0 from 0 to 1.2C, with all other parameters similar to the simulation data in Fig. 3͑c͒ . As C 0 increases, V T reduces and the clarity of the staircase improves. For C 0 = 0, a high value of V T ϳ 4 V is observed. This value corresponds approximately to the sum of the individual charging energies of the SiNC, i.e., V T ϳ͑N −1͒e / 2C = 4.6 V. 7 In our experiments, removing the contact to the back plane in a device leads to I D -V DS characteristics similar to the C 0 = 0 curve, supporting a model including C 0 . As C 0 increases, a greater proportion of V DS drops across the first tunnel junction, due to the voltage divider formed by the first junction capacitance C, and the first stray capacitance C 0 parallel with the equivalent capacitance of the rest of the MTJ. 15 The charging energy of the first junction is then overcome at lower voltages, leading to a lower onset of current and reduced V T . At C 0 = 1.2C, V T is reduced to only 0.25 V. Finally, we may estimate the singleelectron charging energy of the SiNCs. For a SiNC in the center of the MTJ, approximating the two halves of the MTJ as semi-infinite capacitive networks, the SiNC effective capacitance is C eff = ͑C 0 2 +4CC 0 ͒ 1/2 . 7 For device B, we find that C eff = 0.25 aF and the single-electron charging E C = e 2 / 2C eff ϳ 0.32 eVϳ 12k B T at 300 K. We note that C eff is lower than the total capacitance attached to an island, C T =2C + C 0 ϳ 0.34 aF. E C is then higher for a SiNC embedded within a MTJ, as compared to a single SiNC, leading to an improvement in the Coulomb staircase.
In conclusion, we report single-electron effects at room temperature in single Si nanochain devices. The nanochains are prepared by thermal evaporation of SiO and consist of a series of SiNCs ϳ10 nm in diameter. Single-electron charging in the MTJ leads to multiple step Coulomb staircase characteristics at 300 K. The charging energy for a nanocrystal within the MTJ, E C = e 2 / 2C eff ϳ 0.32 eVϳ 12k B T at 300 K.
